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A new high speed low input current comparator is 
proposed in this paper. Based on a simple negative 
feedback scheme around the transimpedance stage with an 
emphasis on a very large loop-gain, the transformed 
voltage signal is maintained at the lowest swing that 
results in a speed improvement. On a 0.25um TSMC 
CMOS process, simulation results demonstrate 
propagation delays of 3.6ns with ±100nA input current 
and 1.5Volts power supply, while the smallest input 
current is ±50pA. Performances are also shown with other 
VDD such as 1.0, 1.8 Volts. 
1. INTRODUCTION 
In the last decade, current-mode circuits [1]-[3] have 
drawn lots of interest for modern integrated circuits and 
sensory systems. This is due to their attractive features 
such as high speed, wide dynamic ranges and low voltage 
operation, all of which are mainly due to the fact that all 
node voltages swing are very low. In analogue and mixed 
signal processing, the current comparator is also one of 
the key elements. The circuit is not purely in a current-
mode operation since although the input signal is current 
the output signal is digital logics or rail to rail voltage 
signal. Obviously there is a requirement to transform the 
input current to a large voltage signal. Thus to design a 
high speed current comparator, one has to take care of the 
voltage swing carefully since it directly determines the 
propagation delay. Conventionally, most reported current 
comparators [4]-[7] are based on the concept shown as a 
block diagram in Figure 1(a), where the input current 
signal is converted to the voltage Vin and V1 by the 
transimpedance stage comprising inverter amplifier A1 
and voltage buffer A2. The resulting voltage V1 is then 
amplified by the latter high gain inverter amplifiers A3 to 
produce output logic voltage. There exist parasitic 
capacitors at all nodes. Ideally for high speed 
comparators, the signal swing at V1 should be maintained 
as small as possible and situated exactly around the 
inverter threshold voltage of the inverter A3. However, the 
reported works were relating to improve the lowest input 
current acquiring ability by arranging a proper biasing to 
turn on the MOSFETs of the buffer A2 all the time. Most 
of them utilized diode connected MOSFETs as a level 
shifter to create VGS of the buffer MOSFETs. It is seen 
that although the transimpedance stage is formed in a 
negative feedback loop a much larger loop gain has not 
been exploited to keep the signal Vin and V1 as low as 
possible. Moreover with a larger loop gain, the input 
impedance at node Vin could be much lower and receive a 
much smaller input current in the pico Amps range. The 
so called dead zone which is the smallest input current 
range to which comparators are insensitive is then 
minimized. However, a drawback of having the small 
voltage swing at V1 is that the gain of the latter inverter 
amplifier must be necessarily high with hence a higher 
power consumption. Obviously, there is a conflict that if a 
speed as a result of a small voltage swing of the 
tranresistance stage is desired, a very high gain of the 
latter inverter amplifier will be necessary to provide the 
rail to rail output swing. In this paper, we propose an idea 
based on Figure 1(b), where a much higher loop gain is 
emphasized to gain speed and then trade power to the 
latter high gain inverter amplifier. The circuit utilizes only 





Figure 1 Current comparator concepts 
2. THE PROPOSED CIRCUIT 
As discussed above, we concentrate on a high speed or 
smallest average propagation delays and low input current 
acquiring capability or smallest dead zone. In this work, 
we trade off power for the required speed by maintaining 
the lowest voltage swing of the transimpedance stage and 
then providing high power to build up the latter high gain 
stage using inverter amplifiers. We then focus on the two 
separated circuit blocks as follows.  
2.1 TRANSIMPEDANCE STAGE 
The transimpedance stage, shown as the dashed block in 
Figure 2, plays the most important role in determining the 
speed of the comparator. It is seen that the whole stage is 
formed in a negative feedback loop by observing the 
polarities of output voltages and currents of each inverter. 
A1 as a shorted input-output transconductance amplifier or 
inverter is basically an equivalent grounded resistor with 
the value of 1/gm. A2 and A3 are two high voltage gain 
amplifiers constructed from two cascaded inverters. Since 
there are two high impedance nodes in the loop RC 
frequency compensation is necessary to make the circuit 
stable. Capacitor C is set to 0.1pF while the resistor R is 
set to 1.6k Ohms. Note that the C and R could be made 
from a parasitic capacitor and a triode MOSFET 
respectively. The transconductance amplifier A4 is used to 
provide negative feedback current to the input node. All 
amplifiers A1 to A4 are CMOS inverters designed with the 
same dimensions which are 2.1um/0.25um and 
7um/0.25um for W/L of NMOS and PMOS respectively.  
 
Figure 2 Transimpedance stage 
Constructed in the feedback loop, the input resistance at 












where gmT is an equivalent transconductance of A1 and 
and Avo is a voltage gain of the amplifier A2 and A3. Note 
that all inverters have the same transconductance and 
voltage gain because they have the same dimensions. It is 
seen that the input resistance Rin is very small which 
results in a minimum voltage swing at node Vin and also 
the same value of V1 at the output of A3. Figure 3 shows 
an open loop gain and phase of the feedback current to the 
input current. It is seen that dc gain of 56dB, GBW of 
906MHz and PM of 45° are achieved in the open loop 
transconductance stage. With this specification, we have 
enough loop gain to suppress signals for the lowest 
voltage swings at Vin and V1 as shown in Figure 4. The 
negative feedback also stabilizes the common-mode 
voltage at all nodes to VDD/2 which is set by the node Vin. 
This property is crucial for assuring that the signal swing 
is very small and also situated right at the center of the 
gate threshold voltage of the latter inverter of the gain 
stage.  
 
Figure 3 Open-loop responses of the transconductance stage 
 
Figure 4 Voltage swings at Vin and V1 vs. input current 
2.2 GAIN STAGES 
We have now a very small voltage swing V1 at the input of 
A5 of the gain stage. The main aim in designing this part is 
to construct high voltage gain to produce rail to rail output 
logic. Based on the use of the same dimension inverters, 
we can construct the high gain stage in a modular fashion. 
INV1 has the same dimension as those in the 
transconductance stage. INV2 has smaller dimensions than 
those of INV1 by half, i.e. 1um/0.25um and 3.5um/0.25um 
for W/L of NMOS and PMOS respectively. The modules 
could be placed in parallel for higher gain. For A5, there 
are six INV1s connected in parallel, where each INV1 
possesses an output current equal to Iin. A9 and A10 are 
only needed when Iin is lower than 10nA. Cascading many 
stages of the inverter does not deteriorate  the speed much 
because each inverter has a very small propagation delay 
which is less than 1ns. So as discussed earlier the major 
contributor to the delay is the transimpedance stage. 
 
Figure 3 Gain stage 
3. SIMULATION RESULTS 
The proposed current comparator has been designed on a 
0.25um TSMC CMOS process and tested with various 
power supplies and input current amplitudes. On HSPICE 
and with VDD set to 1.5V, the comparator responses of 
three input current amplitudes of 1uA, 100nA and 100pA 
are shown in Figure 5 where the average propagation 
delays are 1.95ns, 3.6ns and 10.7ns respectively. 
Performances vs the input current amplitudes at 1.5V VDD 
such as average propagation delay, static power and 
power delay product (PDP) are shown in Figure 6. It is 
seen that the lowest input current amplitude is at ±50pA 
thanks to the small input resistance as a result of the 
negative feedback with high loop gain. The average 
propagation delay is inversely proportional to the input 
current amplitudes since the voltage swing at the output of 
the transconductance stage is small. With small input 
current amplitudes, the static power also increases 
because all node voltages are around the common-mode 
value or VDD/2 where most MOSFETs of the inverters are 
fully turned on. Propagation delays at various VDD and 
input signal amplitudes are shown in Figure 7. 
Performance comparisons among many reported circuits 
are listed in Table 1. It is seen that the power is higher 
than those from some earlier designs because the scaling 
down of the VDD normally degrades some properties of 
the inverter such as average drain current, voltage gain 
and propagation delay. Thus more power has to be 
pumped into the circuits in order to achieve the required 







Figure 5 Transient Response of VOUT vs. Iin at 1.5V VDD 
Input Current Amplitude(A)
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Figure 7 Propagation delays at VDD 1.0-1.8 Volts 
 
4. SUMMARY 
A new high speed low input current low voltage current 
comparator has been demonstrated on a 0.25um TSMC 
CMOS process. Based on the concept of a high speed 
current-mode technique, we exploit a negative feedback 
scheme around the transimpedance stage with an 
emphasis on a very large loop-gain to produce a very 
small transformed voltage swing which is situated at the 
center of the gate threshold voltage of the latter stage. 
This will ensure the fastest response time. The same 
dimension inverters are used in all amplifier stages. They 
are fast and simple and suitable for low voltage operation. 
There is no extra biasing circuit and stacked transistor, 
thus the same design can be applied with various VDD - ie 
there is no need to readjust the design. 
5. REFERENCES 
[1] C. Toumazou, F.J. Lidgey, D. Haigh, “Analogue IC Design: 
The current-mode Approach”, Peregrinus, UK, 1990. 
[2] G. Palmisano, S. Pennisi, “Low-Voltage continuous-time 
CMOS current amplifier with dynamic biasing”, Proc. 
ISCAS2001, Sydney, May 2001, pp. I-312-I-315. 
[3] K. Moolpho, J. Ngarmnil, K. Nandhasri, “A low-voltage 
wide-swing FGMOS current amplifier”, Proc. ISCAS2002, 
Phoenix, May, 2002, pp.713-716. 
[4] H. Traff, “Novel approacch to high speed CMOS current 
comparators”, Electronics Letters, Vol.28, No.3, pp.310-
312, 1992. 
[5] A.T.K. Tang and C. Toumazou, “High performance CMOS 
current comparator”, Electronics Letters, Vol.30, No.1, 
pp.5-6, 1994. 
[6] L.Ravezzi, D.Stoppaa and G.F. Dalta Betta, “Simple high-
speed CMOS current comparator”, Electronics Letters, 
Vol.33, No.22, pp.1829-1830, 1997. 
[7] H. Lin, J.H. Huang and S.C. Wong, “A simple  high-speed 
low current comparator”, IEEE Trans. Circuit Syst., pp.713-
716, 2000. 
[8] B.M. Min and S.W. Kim, “High performance CMOS 
current comparator using resistive feedback network”, 
Electronics Letters, Vol.34, No.22, pp.2074-2076, 1998. 
 
ACKNOWLEDGEMENT This work has been supported by a 
grant from the Thailand Research Fund (TRF). 
Table 1 Performance comparisons 
 Traff [4] Tang [5] Ravezzi[6] Min [8] Lin [7] Proposed circuit 
Year 1992 1994 1997 1998 2000 2002 2002 2002 
Power Supply (V) 5 5 5 3 3 1.5 1.0 1.8 
Process (µm) 2 1.6 2.5 0.35 0.35 0.25 0.25 0.25 
Minimum Input Current 
Amplitude (nA) 
10 10 100 10 1 0.05 0.05 0.5 
















Power consumption (mW) 
(at 0.1µA) 0.390 1.4 NA 0.45 0.58 1.01 0.022 2.73 
PDP (pJ) NA NA NA 3.15 1.4 3.648 0.32 7.25 
 
